




POWER MAIN IN




POWER 24V->5V/12V




POWER SOC




POWER 4G




POWER RTC




POWER SW/SD




POWER LI-BAT Charge




POWER SUPER-C Charge




POWER HD




POWER BT














POWER MCU




POWER BDS




|                                    |                       |                  |  |
|------------------------------------|-----------------------|------------------|--|
| Variant Name:                      |                       | Shanghai Fangyan |  |
| Fab Number:                        |                       | PY-RECORDER      |  |
| Pcb. FY-Recorder-A1                |                       | Rev A1           |  |
| Size A2                            | Document Number <doc> | Rev A1           |  |
| Date: Wednesday, December 31, 2025 |                       | Sheet 1 of 19    |  |




|                  |                              |  |               |
|------------------|------------------------------|--|---------------|
| <Variant Name>   |                              |  |               |
| Shanghai Fangyan |                              |  |               |
| Title            |                              |  |               |
| FY-RECORDER      |                              |  |               |
| Size             | Document Number              |  | Rev           |
| A2               | <Doc>                        |  | A1            |
| Date:            | Wednesday, December 31, 2025 |  | Sheet 2 of 19 |




## CAN





## RS232

















[illegible][illegible]



**Power**





**DDR3**

**DDR4**

**LPDDR3**

**LPDDR4/4x**

**LPDDR4/4x LPDDR3**

**DDR4**

**DDR3**

**DDR3\_DQ0** **DDR4\_DQ0,A** **LPDDR3\_DQ0** **LPDDR4\_DQ0,A** **LPDDR4\_DQ0,B** **DDR4\_OTT1** **DDR3\_A13** **TPC0**

**DDR3\_DQ1** **DDR4\_DQ1,T** **LPDDR3\_DQ1** **LPDDR4\_DQ1,A** **LPDDR4\_DQ1,B** **DDR4\_OTT2** **DDR3\_A14** **TPC1**

**DDR3\_DQ2** **DDR4\_DQ2,A** **LPDDR3\_DQ2** **LPDDR4\_DQ2,A** **LPDDR4\_DQ2,B** **DDR4\_OTT3** **DDR3\_A15** **B12**

**DDR3\_DQ3** **DDR4\_DQ3,A** **LPDDR3\_DQ3** **LPDDR4\_DQ3,A** **LPDDR4\_DQ3,B** **DDR4\_OTT4** **DDR3\_A16** **B13**

**DDR3\_DQ4** **DDR4\_DQ4,A** **LPDDR3\_DQ4** **LPDDR4\_DQ4,A** **LPDDR4\_DQ4,B** **DDR4\_OTT5** **DDR3\_A17** **TAB**

**DDR3\_DQ5** **DDR4\_DQ5,A** **LPDDR3\_DQ5** **LPDDR4\_DQ5,A** **LPDDR4\_DQ5,B** **DDR4\_OTT6** **DDR3\_A18** **A18**

**DDR3\_DQ6** **DDR4\_DQ6,A** **LPDDR3\_DQ6** **LPDDR4\_DQ6,A** **LPDDR4\_DQ6,B** **DDR4\_OTT7** **DDR3\_A19** **A19**

**DDR3\_DQ7** **DDR4\_DQ7,T** **LPDDR3\_DQ7** **LPDDR4\_DQ7,A** **LPDDR4\_DQ7,B** **DDR4\_OTT8** **DDR3\_A20** **A20**

**DDR3\_DQ8** **DDR4\_DQ8,A** **LPDDR3\_DQ8** **LPDDR4\_DQ8,A** **LPDDR4\_DQ8,B** **DDR4\_OTT9** **DDR3\_A21** **A21**

**DDR3\_DQ9** **DDR4\_DQ9,A** **LPDDR3\_DQ9** **LPDDR4\_DQ9,A** **LPDDR4\_DQ9,B** **DDR4\_OTT10** **DDR3\_A22** **A22**

**DDR3\_DQ10** **DDR4\_DQ10,A** **LPDDR3\_DQ10** **LPDDR4\_DQ10,A** **LPDDR4\_DQ10,B** **DDR4\_OTT11** **DDR3\_A23** **A23**

**DDR3\_DQ11** **DDR4\_DQ11,A** **LPDDR3\_DQ11** **LPDDR4\_DQ11,A** **LPDDR4\_DQ11,B** **DDR4\_OTT12** **DDR3\_A24** **A24**

**DDR3\_DQ12** **DDR4\_DQ12,A** **LPDDR3\_DQ12** **LPDDR4\_DQ12,A** **LPDDR4\_DQ12,B** **DDR4\_OTT13** **DDR3\_A25** **A25**

**DDR3\_DQ13** **DDR4\_DQ13,A** **LPDDR3\_DQ13** **LPDDR4\_DQ13,A** **LPDDR4\_DQ13,B** **DDR4\_OTT14** **DDR3\_A26** **A26**

**DDR3\_DQ14** **DDR4\_DQ14,A** **LPDDR3\_DQ14** **LPDDR4\_DQ14,A** **LPDDR4\_DQ14,B** **DDR4\_OTT15** **DDR3\_A27** **A27**

**DDR3\_DQ15** **DDR4\_DQ15,T** **LPDDR3\_DQ15** **LPDDR4\_DQ15,A** **LPDDR4\_DQ15,B** **DDR4\_OTT16** **DDR3\_A28** **A28**

**DDR3\_DM0** **DDR4\_DM0,A** **LPDDR3\_DM0** **LPDDR4\_DM0,A** **LPDDR4\_DM0,B** **DDR4\_OTT17** **DDR3\_A29** **A29**

**DDR3\_DQS0P** **DDR4\_DQS0,P** **LPDDR3\_DQS0P** **LPDDR4\_DQS0P,A** **LPDDR4\_DQS0P,B** **DDR4\_OTT18** **DDR3\_A30** **A30**

**DDR3\_DQS0N** **DDR4\_DQS0,N** **LPDDR3\_DQS0N** **LPDDR4\_DQS0N,A** **LPDDR4\_DQS0N,B** **DDR4\_OTT19** **DDR3\_A31** **A31**

**DDR3\_DQ16** **DDR4\_DQ16,A** **LPDDR3\_DQ16** **LPDDR4\_DQ16,A** **LPDDR4\_DQ16,B** **DDR4\_OTT20** **DDR3\_A32** **A32**

**DDR3\_DQ17** **DDR4\_DQ17,A** **LPDDR3\_DQ17** **LPDDR4\_DQ17,A** **LPDDR4\_DQ17,B** **DDR4\_OTT21** **DDR3\_A33** **A33**

**DDR3\_DQ18** **DDR4\_DQ18,A** **LPDDR3\_DQ18** **LPDDR4\_DQ18,A** **LPDDR4\_DQ18,B** **DDR4\_OTT22** **DDR3\_A34** **A34**

**DDR3\_DQ19** **DDR4\_DQ19,A** **LPDDR3\_DQ19** **LPDDR4\_DQ19,A** **LPDDR4\_DQ19,B** **DDR4\_OTT23** **DDR3\_A35** **A35**

**DDR3\_DQ20** **DDR4\_DQ20,A** **LPDDR3\_DQ20** **LPDDR4\_DQ20,A** **LPDDR4\_DQ20,B** **DDR4\_OTT24** **DDR3\_A36** **A36**

**DDR3\_DQ21** **DDR4\_DQ21,A** **LPDDR3\_DQ21** **LPDDR4\_DQ21,A** **LPDDR4\_DQ21,B** **DDR4\_OTT25** **DDR3\_A37** **A37**

**DDR3\_DQ22** **DDR4\_DQ22,A** **LPDDR3\_DQ22** **LPDDR4\_DQ22,A** **LPDDR4\_DQ22,B** **DDR4\_OTT26** **DDR3\_A38** **A38**

**DDR3\_DQ23** **DDR4\_DQ23,A** **LPDDR3\_DQ23** **LPDDR4\_DQ23,A** **LPDDR4\_DQ23,B** **DDR4\_OTT27** **DDR3\_A39** **A39**

**DDR3\_DM1** **DDR4\_DM1,A** **LPDDR3\_DM1** **LPDDR4\_DM1,A** **LPDDR4\_DM1,B** **DDR4\_OTT28** **DDR3\_A40** **A40**

**DDR3\_DQS1P** **DDR4\_DQS1,P** **LPDDR3\_DQS1P** **LPDDR4\_DQS1P,A** **LPDDR4\_DQS1P,B** **DDR4\_OTT29** **DDR3\_A41** **A41**

**DDR3\_DQS1N** **DDR4\_DQS1,N** **LPDDR3\_DQS1N** **LPDDR4\_DQS1N,A** **LPDDR4\_DQS1N,B** **DDR4\_OTT30** **DDR3\_A42** **A42**

**DDR3\_DQ24** **DDR4\_DQ24,A** **LPDDR3\_DQ24** **LPDDR4\_DQ24,A** **LPDDR4\_DQ24,B** **DDR4\_OTT31** **DDR3\_A43** **A43**

**DDR3\_DQ25** **DDR4\_DQ25,A** **LPDDR3\_DQ25** **LPDDR4\_DQ25,A** **LPDDR4\_DQ25,B** **DDR4\_OTT32** **DDR3\_A44** **A44**

**DDR3\_DQ26** **DDR4\_DQ26,A** **LPDDR3\_DQ26** **LPDDR4\_DQ26,A** **LPDDR4\_DQ26,B** **DDR4\_OTT33** **DDR3\_A45** **A45**

**DDR3\_DQ27** **DDR4\_DQ27,A** **LPDDR3\_DQ27** **LPDDR4\_DQ27,A** **LPDDR4\_DQ27,B** **DDR4\_OTT34** **DDR3\_A46** **A46**

**DDR3\_DQ28** **DDR4\_DQ28,A** **LPDDR3\_DQ28** **LPDDR4\_DQ28,A** **LPDDR4\_DQ28,B** **DDR4\_OTT35** **DDR3\_A47** **A47**



**DDR3\_DQ29** **DDR4\_DQ29,A** **LPDDR3\_DQ29** **LPDDR4\_DQ29,A** **LPDDR4\_DQ29,B** **DDR4\_OTT36** **DDR3\_A48** **A48**

**DDR3\_DQ30** **DDR4\_DQ30,A** **LPDDR3\_DQ30** **LPDDR4\_DQ30,A** **LPDDR4\_DQ30,B** **DDR4\_OTT37** **DDR3\_A49** **A49**



**DDR3\_DQ31** **DDR4\_DQ31,T** **LPDDR3\_DQ31** **LPDDR4\_DQ31,A** **LPDDR4\_DQ31,B** **DDR4\_OTT38** **DDR3\_A50** **A50**

**DDR3\_DM2** **DDR4\_DM2,A** **LPDDR3\_DM2** **LPDDR4\_DM2,A** **LPDDR4\_DM2,B** **DDR4\_OTT39** **DDR3\_A51** **A51**

**DDR3\_DQS2P** **DDR4\_DQS2,P** **LPDDR3\_DQS2P** **LPDDR4\_DQS2P,A** **LPDDR4\_DQS2P,B** **DDR**



## U241



## U24J




Shanghai Fangyan

FY-RECORDER



|    |       |
|----|-------|
| A2 | <Doc> |
|----|-------|

---

## U24D

[illegible]

## U24E




| Item    | Rpu  | Rpd  | SARADC0_IN7 Boot Mode                     |
|---------|------|------|-------------------------------------------|
| Config1 | NC   | 10K  | USB/UART0(Maskrom mode)                   |
| Config2 | 100K | 20K  | FSPI0--SDMMC0--USB/UART0                  |
| Config3 | 100K | 68K  | FSPI0--EMMC--USB/UART0                    |
| Config4 | 100K | 120K | EMMC--USB/UART0                           |
| Config5 | 100K | 200K | EMMC--SDMMC0--USB/UART0                   |
| Config6 | 100K | 560K | SDMMC0--USB/UART0                         |
| Config7 | 10K  | NC   | FSPI0--EMMC--SDMMC0--USB/UART0(Auto mode) |


Date: Wednesday, December 17, 2025 Sheet 14 of 19

31

MIPI-CSI Interface



MIPI-DSI Interface



|                                    |          |        |     |
|------------------------------------|----------|--------|-----|
| <Variant Name>                     |          |        |     |
| Shanghai Fangyan                   |          |        |     |
| Title                              |          |        |     |
| FY-RECORDER                        |          |        |     |
| Size                               | Document | Number | Rev |
| A2                                 | <Doc>    |        | A1  |
| Date: Wednesday, December 17, 2025 |          |        |     |
| Sheet 15 of 19                     |          |        |     |

CIF Interface

U24M




RV1126B

BGA491\_14mmx14mm0\_8mm



I2C/SPI/MIPI-CLK

U24K





RV1126B

BGA491\_14mmx14mm0\_8mm






## U24L

RV1126B  
BGA491\_14mmx14mmx0.8mm

## U24N



## U240



Differential/Balanced Audio Signals!  
Layout must be routing by differential

Shanghai Fangyan

|      |                 |
|------|-----------------|
| Size | Document Number |
|------|-----------------|

| Size | Document Number |
|------|-----------------|
|------|-----------------|

Date: Wednesday, December 17, 2025 Sheet 18 of 19

